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examined devices submitted to HBM pulses, with a 10 ns rise time 
and a 15011s time constant. These pulses are applied on the collec- 
tor of the simulated devices, while their emitter and substrate are 
grounded. The thermal boundary condition is considered to be a 
constant temperature of 300K at the bottom of the simulation 
domain which corresponds to the substrate electrode. 
Fig. 2 shows the calculated transient voltage responses of the 
two transistors submitted to a low stress level (peak current I, = 
S d p )  and to a high stress level (I, = 1 5 d p n ) .  This figure 
shows that initially the voltage across the device increases up to 
the triggering level (points A and A’, Fig. 2). The simulated values 
of the triggering voltage of the two devices are in good agreement 
with the experimentally measured values (Table 1). In fact, the 
triggering voltages under transient conditions are lower than 
under static conditions owing to capacitive effects and the exist- 
ence of displacements currents. Accordingly, the devices enter in 
snap-back and the voltage decreases up to the sustaining level 
(points B and B’, Fig. 2). When this occurs, the greatest part of 
the discharge current flows laterally from the collector to the emit- 
ter under the field oxide (PBL, see Fig. la), while the conductivity 
of the base region is significantly modulated [6], which leads to a 
decrease in the resistance of the discharge path. However, the 
applied current still increases, since its maximum value is attained 
at lOns (points C and C‘, Fig. 2), also causing the terminal voltage 
to increase. Subsequently, the current decays exponentially and 
when it reaches the value for which the snap-back condition is not 
satisfied anymore, the terminal voltage goes back to the triggering 
voltage of the device (points E and E’, Fig. 2). 
Fig. 2 also shows that at high stress level the terminal voltage of 
the CPW device increases after the current has reached each peak 
value, and that it decreases in the case of the ODPW device 
(points D and D’, Fig. 2). This is a thermal effect and can be 
attributed to the decrease of the mobility as well as to the increase 
of the avalanche voltage at high temperatures. The calculated 
maximum temperature transients for the different stress levels of 
the examined devices (Fig. 3) show that at high stress level the 
maximum temperature in the CPW device is considerably higher 
than in the ODPW device. This fact is probably the cause of the 
observed different failure levels of the tested transistors. 
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Fig. 3 Calculated maximum temperature transients 
Low stress level: (i) and (ii) 
High stress level: (E) and (iv) 
The increase in the lattice temperature is proportional to the 
product of the electric field by the current density. The electric 
field is lower in the ODPW device owing to the lower sustaining 
voltage in comparison with the CPW device. Conversely, Fig. 4 
shows that, in the case of the ODPW device, the current density 
under the field oxide, when the discharge current reaches its peak 
value (i.e. 15mA/pn), is lower and spreads deeper in the base 
region, than in the case of the CPW device. This effect can be 
attributed to the additional implantation existing in the ODPW 
devices. 
Conclusion: A simple process modification (over-doped P-well) 
can lead to a faster activation of a classical field oxide transistor 
and to a significant increase of the failure level. The higher 
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Fig. 4 Calculated current density under PBL for  high stress conditions 
(I) CPW, (11) ODPW 
performance of these devices is caused by the lower heat dissipa- 
tion provoked by the lower electric field and by the spreading of 
the discharge current deeper in the device. 
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Indexing term: High electron mobility transistors, Semiconductor 
devices 
The authors report how the performance of 0 . 1 2 ~  GaAs 
pHEMTs is improved by controhg both the gate recess width, 
using selective dry etchmg; and the gate position in the source 
drain gap, using electron beam lithography. pHEMTs with a 
transconductance of 600mS/mm, off state breakdown voltages >2 
V, fr of 120GHz, f,,, of I80GHz and MAG of 13.5dB at 60GHz 
are reported. 
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Introduction: The Schottky gate contact of a GaAs p HEMT is 
usually formed in a shallow etched recess. The depth of the recess 
sets the gate to channel spacing and controls the gate source 
capacitance, transconductance, pinch off voltage and high fre- 
quency current gain; and the extent of the recess towards the drain 
affects the drain extension of the gate depletion region and con- 
trols the feedback elements: gate drain capacitance, output con- 
ductance and hence high frequency power gain. The width of the 
recess also dramatically affects the access resistance of the device 
[l]. It is desirable to engineer the size and shape: of the recess to 
control device performance. The recess is typically formed either 
by wet or dry etching, both of which may be either selective or 
non-selective [2 - 51. When a non-selective etch is used the gate 
recess depth is usually controlled by etching until a desired satu- 
rated drain current is achieved [2, 41. No independent control over 
the width of the recess is afforded. Where a selective etch is used, 
tighter control over the etch depth is generally achieved as the 
depth is accurately set by the epitaxial layer structure [3, SI. In 
addition, lateral over etching of the recess can be used to increase 
the gate recess width provided the selectivity is high enough to 
prevent further vertical etching. Wet etches do not generally have 
sufficient selectivity to allow extended overetching, and wetting 
effects can also degrade lateral etch control. With selective dry 
etching issues such as ion induced damage, material deposition 
and etch anisotropy must be addressed. Here we -report on the use 
of a highly selective low damage process employing SiCl,/SiF,/O, 
to engineer the gate recess of 0 . 1 2 ~  GaAs p HE:MTs. 
Fabrication: The GaAs pHEMT layer structure was grown as fol- 
lows: 600nm GaAs buffer, lOnm In,,Ga,,As channel, 2.5nm 
A&.2Ga.sAs spacer, 7 x 1012m-2 Si delta doping layer, lOnm 
Al,,zGa,.sAs barrier, 2.5nm GaAs surface buffer, 5nm &.,Ga,,As 
etch stop layer and 30nm 4 x 101*cm3 GaAs cap. This layer struc- 
ture is fairly conventional except that a thin GaAs surface buffer 
layer is used to prevent deep oxidation of the AlOaAs exposed in 
the gate recess. In addition the structure is quite aggressively 
scaled for optimum short gate device performance in terms of In 
content, doping density and channel depth. After removal of the 
GaAs cap the layer was found to have Nsh of 2.4 >: 1012m-2 and pH 
of 4000cm2/Vs. The pHEMT fabrication process has been 
described in detail by Asenov et al. [6]. and further evidence for 
low damage etching and details of the SiCI,/SiF,/O, process was 
reported by Murad et al. [7]. We used SiCl,/SiF,,, which forms a 
very tight recess and does not etch laterally, to produce pHEMTs 
in which the gate fills the recess ( O n m  gate offset). The addition of 
oxygen enhances the lateral etch rate, and allowed devices with 25 
and 50nm gate offsets to be produced. Electron beam lithography 
allowed the position of the gate to be varied with respect to the 
source contact. A number of devices with 0,25 and 5Onm gate off- 
sets and 0.5 and 0 . 7 5 ~  spacing between the edlge of the source 
and centre of the gate were fabricated and characterised at DC. 
The RF performance was evaluated by on wafer measurement 
from MOGHz for the following four devices: O n m  gate offset 
devices with 0.5 and 0 . 7 5 ~  source to gate spacing, a 25nm gate 
offset device with 0 . 7 5 ~  spacing and a 5Onm offset device with 
0 . 5 ~  spacing. 
Device performance: DC measurements of the off state breakdown 
voltage were made with a constant drain current of 1 d m m ,  fol- 
lowing the procedure of Bahl and del Alamo [8]. Devices with 25 
and 5Onm gate offsets showed an off state breakzdown of BV, = 
2.14V ( l o  = 0.23V) while O n m  offset devices exhibited variable 
and lower breakdown in the range SV,  = 0.5 to 1.3V. The varia- 
tion was probably caused by variations in the contact area 
between the edge of the gate and the highly doped GaAs cap. Sim- 
ilarly the 25 and 5Onm offset devices had BV, = 4.77V ( l o  = 
0.70v) and the O n m  devices had BV, = 3.4 to 4.4V. All the 
devices exhibited an on state (V, = 0 9  breakdown voltage of SV, 
characterised by a rapid and destructive increase in drain current 
probably caused by breakdown in the channel. These results agree 
with those of Geiger et al. [9], who reported an on state break- 
down voltage of 5V, independent of the recess size, and recess 
dependent off state breakdown behaviour. Otherwise we found no 
variation in the DC parameters against gate source spacing and 
recess width. Average values from four separate fabrication lots 
and best standard deviation values were: Zdsx = 63OmAimm ( lo  = 
4lmA/mm), g, = 6OOmS/mm ( lo  = 4 l m S / m )  and V,, = 4 9 7 V  
( l o  = 16mV). 
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Fig. I pHEMTs with filled gate recess, Onm, have the highest transcon- 
ductance, the gate source spacing has less influence, at V, = I.5V 
shown, output conductance is similar for  all devices 
0 50nm, 0 . 7 5 ~ ;  025nm, lpm; 0 Onm, lpm; a Onm, 0 . 7 5 ~  
Fig. L shows the transconductance G,,, and output conductance 
Go, at FL = 1.5V, extracted by a small signal equivalent circuit fit 
to the measured s-parameters. Higher G, was observed for devices 
in which the gate was positioned close to the source, but much 
larger G, was obtained for the pHE,MTs in which the gate filled 
the recess compared with devices with significant gate offset. Simi- 
lar behaviour was observed for C, and so an extrinsic f T  of 
120GH.z was obtained for all devices. All of the pHEMTs have 
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Fig. 2 pHEMTs with largest gate offset have highest GJG0 ratio, the 
gate source spacing has a smaller influence 
v = O'J 
s$nbols as for Fig. 1 
similar threshold voltage and peak G, occurred at similar gate 
bias, suggesting that the gate to channel separation did not vary. 
Little variation in the output conductance (Go) can be observed in 
Fig. 1. However, Go is strongly dependent on the drain bias and, 
as Fig. 2 shows, variations in the ratio of G,,,IG, are observed at 
large Vds. Similar trends were observed with CJC,. In all the 
devices, as the drain field increases the gate depletion region 
extends toward the drain and Go is reduced. The effect is particu- 
larly strong for the 25 and 5Onm gate offset devices, although 
there is also a small reduction in Go brought about by moving the 
gate closer to the source. The ratio of G,/G, and CRJCPd determine 
the high frequency power gain, and thus the best gain is found at 
V, = 3'V as shown in Fig. 3. The 50nm gate offset device has the 
highest MAG of 13.5dB at 60GHz which gives a cutoff frequency 
cfmm) of 180 GHz. 
The size of the gate recess and the position of the gate affects 
the access resistances R, and Rd. To examine the effect of the 
recess size only, the extracted values of R, and Rd were added: val- 
ues of 1 to 1.5, 3.5 and 4.3Q were found for the 0, 25 and 5Onm 
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Fig. 3 pHEMTs with gate offset of 50nm have the best magnitude of 
I3  SdB at 60GHz and An,, of 180GHz (at V,  = 3 V and V,  = OV), 
gate source spacing has negligible influence 
Lower two lines: Onm 
Above these: 25nm 
Top line: 5nm 
gate offset devices, respectively. Very little dependence on recess 
width and gate position was found for the other equivalent circuit 
elements, except for gate inductance (Lg) which was strongly 
dependent on the recess size with values of 1.1 to 1.3, 4.2 and 
13.6pH obtained for the 0, 25 and 50nm gate offset pHEMTs. 
This indicates that the recess alters the shape of the magnetic field 
surrounding the gate. 
Conclusions: We have used selective reactive ion etching in SiC14/ 
SiF,/O, to engineer the gate recess of a 0 . 1 2 ~  pseudomorphic 
In, ,,GaAs/GaAs HEMT. Improved off state breakdown voltage, 
BV, > 2V, MAG = 13.5dB at 60GHz andJnf;,,, = 180GHz were 
achieved. Other parameters such as DC transconductance, satu- 
rated drain current density, threshold voltage and fT were not 
dependent on the gate offset. The gate position was also varied 
and was found to have a much smaller influence than the recess. 
0 IEE 1996 
Electronics Letters Online No: I9960489 
N.I. Cameron, S. Murad, H. McLelland, A. Asenov, M.R.S. Taylor, 
M.C. Holland and S.P. Beaumont (Nanoelectronics Research Centre, 
Department of Electronics and Electrical Engineering, University of 
Glasgow, Glasgow, Scotland, GI2  8LT. United Kingdom) 
5 February I996 
References 
1 ASENOV, A ,  CAMERON, N., TAYLOR, M.,  BEAUMONT, s.P., and 
BARKER, J.R.: ‘Numerical study of the series resistance in deep- 
submicrometer recess gate MESFETs’. IEEE Proc. Europ. Gallium 
Arsenide and Rel. 111-V Compounds Applications Symp., 1994, p. 
373 
2 THAYNE,I.G., PAULSEN,A., and BEAUMONT,S.P.: ‘A study of wet 
chemical gate recess etching of pseudomorphic In, ,,GaAs/GaAs 
HEMTs’, Semicond. Sci. Technol., 1994, 9, pp. 1143-1 147 
TONG, M., BALLEGEER, D.G., KETTERSON, A., ROAN, E.J., CHENG, K.Y., 
and ADESIDA, I.: ‘A comparative study of wet and dry selective 
etching processes for GaAs/AlGaAs/InGaAs pseudomorphic 
MODFETs’, J.  Electron. Mater., 1992, 21, (1), pp. 9-15 
KEAN, A.H., and STANLEY, C.R : ‘An investigation of CH4/H, reactive 
ion etching damage to thin heavily doped GaAs metal- 
semiconductor field effect transistors layers during gate recessing’, 
J. Vac. Sci. Technol., 1990, B8, (6),  pp. 1966-1969 
HOLLAND, M., TRONCHE, c . ,  SOULARD, M., and LADBROOKE, P.H.: 
‘Selectively dry gate recessed GaAs MESFETs, HEMTs and 
MMICs’, J. Vac. Sei. Technol., 1993, B11, (6). pp. 2244 
6 ASENOV, A., BABIKER, s., CAMERON, N ,  MURAD, s., HOLLAND, M., and 
BEAUMONT, s.P.: ‘Basics of Pseudomorphic HEMTs; technology 
and numerical simulation’ To be published in BALKANSKI, M. 
(Ed.): ‘Devices based on low dimensional semiconductor 
structures’ (Kluwer Academic Publishers, The Netherlands) 
3 
4 CAMERON, N.I., BEAUMONT, S.P., WILKINSON, C D W., JOHNSON, N.P., 
5 CAMERON, N.I., FERGUSON, S., TAYLOR, M.R.S., BEAUMONT, S.P., 
7 MURAD, s.K., CAMERON, N.I , BEAUMONT, s.P., and WTLKINSON, C.D.W : 
‘The effects of 0, addition to SiClJSiF, and the thickness of 
capping layer on gate recess etching of GaAs-pseudomorphic high 
electron mobility transistors’, Submitted to Electron Ion and 
Photon Beams and Nanotechnology, 1996 
8 BAHL, s.R., and DELALAMO, J.A.: ‘A new drain-current injection 
technique for the measurement of off-state breakdown voltage in 
FETs’, IEEE Trans. Electron Devices, 1993, ED-40, (S) ,  pp. 1558 
breakdown behaviour of GaAs-HFET’s’, IEEE Electron Device 
Lett., 1995, EDL-16, (l), pp. 30 
9 GEIGER, D., DICKMANN, J., and KO”, E : ‘Recess dependent 
Ion-implanted 0.4pm wide 2-D MESFET for 
low power electronics 
M.J. Hurt, W.C.B. Peatman, R. Tsai, T. Ytterdal, 
M. Shur and B.J. Moon 
Indexing t e rn :  MESFETs, Ion implantation 
Two-dimensional (2-D) MESFETs with 0 . 4 ~  channel widths 
have been fabricated on ion-implanted n-GaAs material. The 2-D 
MESFET uses sidewall Schottky contacts on either side of an Si- 
doped channel to laterally modulate the current. The peak drain 
current is 370mAimm and the peak transconductance i s  295mS/ 
mm at room temperature. The narrow channel effect and channel 
length modulation have been reduced in this device. 
Introduction: Recently, we proposed and fabricated a new transis- 
tor called the 2-D metal-semiconductor field effect transistor (2-D 
MESFET) in which sidewall Schottky contacts on either side of an 
AlGaAs/InGaAs/GaAs heterostructure laterally deplete the nar- 
row 2-D electron gas (2-DEG) channel [1 - 31. One of the princi- 
pal advantages of this device is that the narrow channel effect 
(NCE) [4], which leads to parasitic currents at the gate edges in a 
topgated structure, is eliminated by the unique sidewall gate 
geometry. Thus, 2-D MESFET device widths may be scaled to 
deep submicrometre dimensions without degradation of the elec- 
trical characteristics [5]. In this Letter, we investigate a new 2-D 
MESFET fabricated on ion-implanted, bulk n-GaAs material. The 
ion-implanted 2-D MESFET uses the same geometry as the 
PHEMT 2-D MESFET and therefore experiences no deterioration 
from the NCE at submicrometre widths. In addition, the ion- 
implanted GaAs material is cheaper to fabricate and more com- 
patible with commercial GaAs IC fabrication processes than the 
MBE-grown AlGaAs/lnGaAs/GaAs heterostructure devices. Also, 
despite a lower mobility in the bulk n-GaAs than in the InGaAs 
structure, preliminary comparisons indicate that the DC electrical 
characteristics of submicrometre ion-implanted 2-D MESFETs are 
comparable to those of submicrometre PHEMT 2-D MESFETs 
161. 
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Fig. 1 Top view and cross-section of ion-implanted 2 - 0  MESFET 
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